CONFIG_ARM64_ERRATUM_1286807: Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation (rare)

General informations

The Linux kernel configuration item CONFIG_ARM64_ERRATUM_1286807 has multiple definitions:

Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation (rare) found in arch/arm64/Kconfig

The configuration item CONFIG_ARM64_ERRATUM_1286807:

• prompt: Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation (rare)
• type: bool
• depends on: (none)
• defined in arch/arm64/Kconfig
• found in Linux kernels: 6.9–6.12, 6.13-rc+HEAD

Help text

This option adds a workaround for ARM Cortex-A76 erratum 1286807.

On the affected Cortex-A76 cores (r0p0 to r3p0), if a virtual address for a cacheable mapping of a location is being accessed by a core while another core is remapping the virtual address to a new physical page using the recommended break-before-make sequence, then under very rare circumstances TLBI+DSB completes before a read using the translation being invalidated has been observed by other observers. The workaround repeats the TLBI+DSB operation.

If unsure, say N.

Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation found in arch/arm64/Kconfig

The configuration item CONFIG_ARM64_ERRATUM_1286807:

• prompt: Cortex-A76: Modification of the translation table for a virtual address might lead to read-after-read ordering violation
• type: bool
• depends on: (none)
• defined in arch/arm64/Kconfig
• found in Linux kernels: 4.20, 5.0–5.19, 6.0–6.8

Help text

This option adds a workaround for ARM Cortex-A76 erratum 1286807.

On the affected Cortex-A76 cores (r0p0 to r3p0), if a virtual address for a cacheable mapping of a location is being accessed by a core while another core is remapping the virtual address to a new physical page using the recommended break-before-make sequence, then under very rare circumstances TLBI+DSB completes before a read using the translation being invalidated has been observed by other observers. The workaround repeats the TLBI+DSB operation.

Hardware

LKDDb

Raw data from LKDDb:

• (none)

Sources

This page is automaticly generated with free (libre, open) software lkddb(see lkddb-sources).

The data is retrived from:

• Linux kernel
• Linux Kernel Driver DataBase (LKDDb)

Automatic links from Google (and ads)

Custom Search

Popular queries: