CONFIG_ARM64_ERRATUM_2054223: Cortex-A710: 2054223: workaround TSB instruction failing to flush trace

General informations

The Linux kernel configuration item CONFIG_ARM64_ERRATUM_2054223:

• prompt: Cortex-A710: 2054223: workaround TSB instruction failing to flush trace
• type: bool
• depends on: (none)
• defined in arch/arm64/Kconfig
• found in Linux kernels: 5.16–5.19, 6.0–6.10

Help text

Enable workaround for ARM Cortex-A710 erratum 2054223

Affected cores may fail to flush the trace data on a TSB instruction, when the PE is in trace prohibited state. This will cause losing a few bytes of the trace cached.

Workaround is to issue two TSB consecutively on affected cores.

If unsure, say Y.

Hardware

LKDDb

Raw data from LKDDb:

• (none)

Sources

This page is automaticly generated with free (libre, open) software lkddb(see lkddb-sources).

The data is retrived from:

• Linux kernel
• Linux Kernel Driver DataBase (LKDDb)

Automatic links from Google (and ads)

Custom Search

Popular queries: