CONFIG_BF561_COREB_RESET: Enable Core B reset support

General informations

The Linux kernel configuration item CONFIG_BF561_COREB_RESET:

• prompt: Enable Core B reset support
• type: bool
• depends on: (none)
• defined in arch/blackfin/mach-bf561/Kconfig
• found in Linux kernels: 2.6.22–2.6.30

Help text

This requires code in the application that is loaded into Core B. In order to reset, the application needs to install an interrupt handler for Supplemental Interrupt 0, that sets RETI to 0xff600000 and writes bit 11 of SICB_SYSCR when bit 5 of SICA_SYSCR is 0. This causes Core B to stall when Supplemental Interrupt 0 is set, and will reset PC to 0xff600000 when COREB_SRAM_INIT is cleared.

Hardware

LKDDb

Raw data from LKDDb:

• (none)

Sources

This page is automaticly generated with free (libre, open) software lkddb(see lkddb-sources).

The data is retrived from:

• Linux kernel
• Linux Kernel Driver DataBase (LKDDb)

Automatic links from Google (and ads)

Custom Search

Popular queries: