CONFIG_TIDSPBRIDGE_CACHE_LINE_CHECK: Check buffers to be 128 byte aligned

General informations

The Linux kernel configuration item CONFIG_TIDSPBRIDGE_CACHE_LINE_CHECK:

• prompt: Check buffers to be 128 byte aligned
• type: bool
• depends on: CONFIG_TIDSPBRIDGE
• defined in drivers/staging/tidspbridge/Kconfig
• found in Linux kernels: 2.6.36–2.6.39, 3.0–3.16

Help text

When the DSP processes data, the DSP cache controller loads 128-Byte chunks (lines) from SDRAM and writes the data back in 128-Byte chunks. If a DMM buffer does not start and end on a 128-Byte boundary, the data preceding the start address (SA) from the 128-Byte boundary to the SA and the data at addresses trailing the end address (EA) from the EA to the next 128-Byte boundary will be loaded and written back as well. This can lead to heap corruption. Say Y, to enforce the check for 128 byte alignment, buffers failing this check will be rejected.

Hardware

LKDDb

Raw data from LKDDb:

• (none)

Sources

This page is automaticly generated with free (libre, open) software lkddb(see lkddb-sources).

The data is retrived from:

• Linux kernel
• Linux Kernel Driver DataBase (LKDDb)

Automatic links from Google (and ads)

Custom Search

Popular queries: